T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0

TECHNICAL MANUAL

GENERAL SUPPORT MAINTENANCE MANUAL

FOR

TEST SET, TERRAIN-CALIBRATION

INDICATOR AN/AAM-33

 $H \ E \ A \ D \ Q \ U \ A \ R \ T \ E \ R \ S \ , \quad D \ E \ P \ A \ R \ T \ M \ E \ N \ T \ O \ F \ T \ H \ E \ A \ R \ M \ Y$

Warning

DEATH or SERIOUS INJURY may result from HAZARDS in this equipment. PEAD and OBSERVE the following WARNINGS.

WARNING

DEATH or SERIOUS INJURY may result from contact with 115-VAC, 400-Hz, 3-PHASE power existing within this equipment.

C2

HEADQUARTERS, DEPARTMENT OF THE ARMY WASHINGTON, DC, 21 February 1978

.

General Support Maintenance Manual TEST SET, TERRAIN-CALIBRATION INDICATOR AN/AAM-33 (NSN 6625-00-403-1070

TM 11-6625-1826-40, 20 October 1970, is changed as follows:

1. Title of manual is changed as shown above.

2. A vertical bar appears opposite changed material.

3. Remove and insert pages as indicated on the page list below:

		Insert
i		i/(ii blank
1-1		1-1/(1-2 blank)
2-1 and 2-2		2-1 and 2-2
2-9 and 2-10		2-9 and 2-10
3-1 through 3-19		3-1 through 3-19
FO-4 (fig. FO-3 (a))	*** ********* *************************	FO-4 (fig. FO-3 (2))
FO-6 (fig. FO-5)		FO-6 (fig. FO-5)
		, C

4. File this change sheet in *front* of the manual for reference purposes.

By Order of the Secretary of the Army:

BERNARD W. ROGERS General, United States Army Chief of Staff

Official: J. C. PENNINGTON Brigadier General, United States Army The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-36A, Direct and General Support maintenance requirements for AN/AAM-33

CHANGE

No. 2

CHANCE)

No. 1

HEADQUARTERS DEPARTMENT OF THE ARMY WASHINGTON, D.C., 28 March 1973

General Support Maintenance Manual

TEST SET, TERRAIN-CALIBRATION INDICATOR AN/AAM-33

TM 11-6625-1826-40, 20 October 1970, is changed as follows:

1. Changed or new material is indicated by a vertical bar.

2. Remove and insert pages as indicated in the page list below:

Remove pages	Insert pages
1-1, 1-2	1-1, 1-2
2-7, 2-8	2-7. 2-8
3-1 through 3-20	3-1 through 3-19
FO-4 (figure FO-3 ③)	FO-4 (figure FO-3(2))

3. File this change sheet in front of this manual for reference purposes.

By Order of the Secretary of the Army:

CREIGHTON W. ABRAMS General, United States Army Chief of Staff

•

Official :

VERNE L. BOWERS Major General, United States Army The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-36A, section II (qty rqr block No. 641) Direct and General Support Maintenance requirements for AN/AAM-33.

6

No in

OGFARTMENT OF THE ARMY US ARMY AG PUBLICATIONS CENTER 1655 HOQDOON ROAD 37 LOUIS MISSOURI 63114 OFFICIAL BUSINESS PENALTY FOR PRIVATE USE \$305

POSTAGE AND FEES PAID DEPARTMENT OF THE ARMY DOD 314



TM11-6625-1826-40

TECHNICAL MANUAL

No.11-6625-1826-40

HEADQUARTERS DEPARTMENT OF THE ARMY WASHINGTON, DC, 20 October 1970

GENERAL SUPPORT MAINTENANCE MANUAL TEST SET, TERRAIN CALIBRATION INDICATOR AN/AAM-33

(NSN 6625-00-403-1070

		Paragraphs	Pages
CHAPTER	1. INTRODUCTION	1-1	1_1
	Scope of manual	1-2	1-1
	Indexes of publications	1-3	1-1
	Reporting of errors	1-3.1	1-1
	Reporting equipment improvement recommendations (Strift-	1-4	1-1
Section	2. FUNCTIONING OF BEOTIMENT	0.1	0.1
Section	Overall function	2-1	2-1
]	I. Circuit functioning	2.2	2_2
	Equipment interconnection	$\frac{2-3}{2}$	2^{-2}
	Circuit functioning	2-4	2-2
II	I. Printed circuit board functioning	2-5	2-5
	Video generator, 1A1A1	2-6	2-6
	Video processor, 1A1A2	2-8	2-7
	Miscellaneous circuits, 1A1A3	2-9	2-7
	15 vdc power supply, 1A1A6	2-10	2-7
	-15 vdc power supply, IAIA0	2-11	2-7
	Integrated circuits power supply, IAIA:	2-12	2-7
	150/200 vac power supply, mino	2-13	2-8
		2-14	2-8
	Integrated circuits	2-13	2-0
CHAPTER	3. GENERAL SUPPORT MAINTENANCE		
Section	I . General	3-1	3-1
	Level of maintenance	3-2	3-1
	Maintenance forms and records	3-3	3-1
	Tools and test equipment		
	1. Troubleshooting	3-4	3-2
	General troubles nooung instructions	3-5	3-2
	Urganization of troubles hosting	<u>3-6</u>	3-9
I	Interunit troubleshoving second secon	37	3-12
-	Removal and representations and the second s	3-7 3-8	3-12 3-12
		1979 J-O	5 12
Ι	V. Adjustment and alignment	3-9	3-16
	Adjustment procedures	3-10	3-16
	, Alignment	ացան նանություն	
	V · Repairs	3-11	3-16
	Parts replacement techniques	3-12	3-16
T.			2 17
	1. General support test procedures	3-13	$\frac{5-1}{2}$
	Purpose and instructions	3-14	3-1/ 2 17
	Test equipment requires for testing to the second second descent and the second	5-15	3-1/ A 1
APPENDIX	1081 processies and an	n an an an an an an an	A-1
ΠΙΕΝΟΙΛ	Releases assassessessessessessessessessessessesse		

List of Tables

Table number	Title	Page
2-1	TEST POINTS Switch 1A187, Deck A	2-4
2-2	TEST POINTS Switch 1A187, Deck B	2-4
2-3	TEST POINTS Switch 1A187, Deck C	2-4
2 - 4	TEST POINTS Switch 1A1S7, Deck D	2-4
2 - 5	TEST POINTS Switch 1A1S7, Deck E	2 - 5
3 - 1	Test Equipment	3 - 1
3 - 2	Voltage measurements	3-6
3 - 3	Resistance Measurements	3-7
3-4	Continuity Measurments	_ 3-8

List of Charts

Chart	Title	Page
3 - 1 3 - 2	Oscilloscope AN/USM-281A Control Settings	3-1
3-3	General Support Test Procedure	3-17

List of Illustrations

Figure	Title	Page
2-1	Interconnection diagram	2-2
2 - 2	Heatsink 1A1A9, schematic diagram	2-9
2-3	Filter assembly 1A1A10, schematic diagram	2-10
2-4	Integrated circuits, types SN5400J, SN5420J, SN5473J and SN5490J	2-11
2-5	Integrated circuit SN52702L	2-12
2-6	Integrated circuit SN52709L	2-13
3-1	Test setup	3-2
3-2(1)	Waveforms (part 1 of 2)	3-10
3-2(2)	Waveforms (part 2 of 2)	3-11
3-3(1)	Parts location, control unit 1A4 (part 1 of 2)	3-13
3-3(2)	Parts location, control unit 1A1 (part 2 of 2)	3-14
3-4 EO 1	Parts location, filter assembly 1A1A10	3-15
FU-1	Color code for military standard resistors, inductors and capacitors	FO-1
FO-2	Overall block diagram	FO-2
FO-3(1) Overall schematic diagram, control unit 1A1 (part 1 of 2)	FO-3
FO-3(2) Overall schematic diagram, control unit 1A1 (part 2 of 2)	FO-4
FO-4 FO 5	Video generator 1A1A1, schematic diagram	FO-5
FO-3 FO 6	Video processor 1A1A2, schematic diagram	FU-6
FO-0	Miscellaneous circuits 1A1A3, schematic diagram	FO-7
FO-8	Power control 1A1A4, schematic diagram	FO-8
FO 0(1	150/250-vdc power supply 1A1A8, schematic diagram	FO-9
FO-9(2	wiring diagram, control unit 1A1 (part 1 of 3)	
FO-9(3)	/ Wiring diagram, control unit 1A1 (part 2 of 3)	
FO-10	(wiring diagram, control unit 1A1 (part 3 of 3)	
10 10	Caple diagram, w/ through w10	

CHAPTER 1 INTRODUCTION

1-1. Scope of Manual

a. This manual contains functioning of equipment and general support maintenance for Test Set, Terrain-Calibration Indicator AN/AAM-33 (indicator test set). General support maintenance includes troubleshooting, and replacement, adjustment and alignment, repair, and general troubleshooting.

b. Operator and organizational maintenance procedures are contained in TM 11-6625-1826-12.

1-2. Indexes of Publications

a. Refer to the latest issue of DA Pam 310-4 to determine if there are new editions, changes, or additional publications pertaining to the equipment.

b. Refer to the latest issue of DA Pam 310-7 to determine whether there are modification work orders (MWO's) pertaining to the equipment.

NOTE

Applicable forms and records are covered in TM 11-6625-1826-12.

1-3. Reporting of Errors

The reporting of errors, omissions, and recommendations for improving this publication by the individual user is encouraged. Reports should be submitted on DA Form 2028 (Recommended Changes to Publications and Blank Forms) and forwarded direct to Commander, US Army Electronics Command, ATTN: DRSEL-MA-Q, Fort Monmouth, NJ 07703.

1-3.1. Reporting Equipment Improvement Recommendations (EIR)

EIR's will be prepared using DA Form 2407 (Maintenance Request). Instructions for preparing EIR's are provided in TM 38-750, the Army Maintenance Management System. EIR's should be mailed direct to Commander, US *Army* Electronics Command, ATTN: DRSEL-MA-Q, Fort Monmouth, NJ 07703. A reply will be furnished direct to you.

1-4. Reference Designations

Reference designations for major components of Test Set, Terrain-Calibration Indicator AN/ AAM-33 are listed in TM 11-6625-1826-12.

CHAPTER 2

FUNCTIONING OF EQUIPMENT

Section I. BLOCK DIAGRAM FUNCTIONING

2-1. Overall Function

The indicator test set performs a bench test of either Terrain Display Indicator IP-970/AAS-24 (tdi), or Calibration Display Indicator IP-969/AAS-24 (cdi). The tdi is tested for brightness, contrast focus, interlace, resolution, linearity and centering. The cdi is tested for brightness and focus. Each unit is tested separately without disturbing Detecting Set, Infrared AN/ AAS-24.

2-2. Block Diagram (fig. FO-2)

a. Ac Power Distribution. The 115-vac, 400-Hz, 3-phase ac power is applied through jack 1A1J2, through the filters (FL) and circuit breaker (CB2) to the contacts of standby relay 1A1K1. When standby relay 1A1K1 energizes a path is completed to the dc power supplies and to phase sensing relay 1A1K4 and to power transformer 1A1T1, where the ac is stepped up or down, applied to 1A1A5 through 1A1A7, and rectified and filtered to supply dc power required for operation of the indicator test set. The phase sensing relay K4 senses the 8-phase ac and if all phases are correct, operates to provide a path for +5 vdc to power control 1A1A4. When operate relay 1A1K2 operates, 115-vac, 400-Hz, 3-phase is applied to the unit under test.

b. Dc Power Distribution. The 28-vdc power is applied through 1A1J1, the filters, and CB1 to the power mode switch. Setting the power mode switch to STBY furnishes the 28 vdc to standby relay 1A1K1 causing it ω operate and apply the 28 vdc through the restored contacts of operate relay 1A1K2 to light the STBY lamp. Setting the power mode switch to OPR operates operate relay 1A1K2, extinguishes the STBY lamp, lights the OPR lamp, and operates power relay 1A1K3 which furnishes +5 vdc, +150 vdc, -15 vdc, and +15 vdc to the unit under test and +150 vdc to miscellaneous circuits 1A1A3. With the power mode switch in either STBY or OPR, +5 and +1t vdc is applied to video generator 1A1A1, -15 and -15 vdc is applied to video processor 1A1A2, and +5, +15, and -15 vdc is applied to miscellaneous circuits 1A1A3.

c. Test Points. External signals from the unit under test are applied to the indicator test set and are routed to the TEST POINTS section on the control panel by the TEST POINTS switch 1A1S7. Power supplies are also routed to this switch for monitoring.

d. Dc Power Supplies.

(1) The +15, -15, and +150-vdc power supply outputs are applied to heatsink 1A1A9 to accomplish heat dissipation. The output voltages of heatsink 1A1A9 provide operating power to the printed circuit boards and the unit under test. Each power supply also furnishes its output to power control 1A1A4 for monitoring.

(2) The +5-vdc power supply 1A1A7 does not utilize the heatsink 1A1A9 for heat dissipation but does have an input of +15 vdc from heatsink 1A1A9. The output of the +5-vdc power supply 1A1A7 is applied to the phase sensing relay 1A1K4. If the ac phase sequence is correct, relay 1A1K4 operates and the +5-vdc power supply output is applied to power control 1A1A4 for monitoring.

e. Power Control 1A1A4. Power control 1A1A4 monitors each of the dc power supplies. If any of the monitored inputs varies, power control 1A1A4 removes operating power from the indicator test set and the unit, under test and causes the FAIL lamp to hight by removing the ground from relays 1A1K2, 1A1K3, and the OPR lamp. If the indicator test set is in the operate mode when a fail condition occurs, the indicator test set goes to standby, the STBY lamp lights and the OPR lamp is extinguished. To reactivate the indicator test set, the power mode switch is set to RESET and released. The power mode switch is spring loaded, so it returns to the OPR position. If all inputs to power control 1A1A4 are correct, the indicator test set remains

TM 11-6625-1826-40

in the operate mode as indicated by the lighted OPR lamp The phase sensing relay lAlK4 operates as long as the input power continues to have the proper phase rotation. If the input power fails in this respect, the phase sensing relay 1A1K4 restores to remove the +5-vdc input power to power control lAlK4. This condition causes the FAIL lamp to light, the STBY lamp to light and the OPR lamp to extinguish. The indicator test set is reactivated by setting the power mode switch to RESET.

f. Video Generator 1A1A1. Video generator 1A1A1 generates output signal frequencies to test the tdi or cdi. Its outputs are vertical sync to test point 20, 50 Hz, 100 Hz, and 25 kHz to miscellaneous circuits 1A1A3 and video to video processor 1A1A2.

g. Video Processor 1A1A2. Video processor 1A1A2 applies video to the tdi and one of four selected signals, controlled by the CALIBRA-TION INDICATOR INPUT switch, to the cdi.

h. Miscellaneous Circuits 1A1A3. Miscellaneous circuits 1A1A3 receives 25 kHz, 100 Hz, and 50 Hz from video generator 1A1A1 and generates reticle ramp, tdi horizontal sync, read vertical sync, brightness, and tdi step to the tdi and horizontal sync and video gate to the cdi.

Section II. CIRCUIT FUNCTIONING

2-3. Equipment Interconnection (fig. 2-1)

A complete indicator test set is formed by connecting the equipment as shown in figure 2-1.

2-4. Circuit Functioning (fiz = F0, 2)

(fig. F0-3)

a. AC Power Distribution

(1) The 115-vac, 400-Hz, 3-phase power enters the indicator test set through IAIJ2-A, B, C, and D. This input is applied to filter 1A1A10. The 115-vac, 400-Hz, 3-phase output of filter IAIA10 is applied through CB2 to standby relay 1A1K1-A2, B2, and C2 and to phase sensing relay 1A1K4-0A, 0B, and 0C. The neutral line is connected to a ground terminal. Phase sensing relay K4 monitors the phase rotation of the input ac power and operates to provide a path from 1A1K4-A2 to 1A1K4-A1 for the +5-vdc power supply to be monitored by power control 1A1A4. A missing phase or improper phase rotation causes K4 to restore and remove the +5 vdc from power control 1A1A&14.

(2) Setting the power mode switch to STBY (standby) causes the standby relay 1A1K1 to operate applying phase A through contacts A1 and A2; phase B through contacts B1 and B2; and phase C through contacts Cl and C2; to the pow-



Figure 2-1. Interconnecting diagram.

er transformer 1A1T1, pins 1, 2, and 3, respectively. This power is also applied to the oper contacts of operate relay 1A1K2-A2, B2, and C2. The secondary of 1A1T1 develops 10.4-vac, 400-Hz, 3-phase power for the +5-vdc power supply 1A1A7; 22 vac, 400-Hz, 3-phase power for the -15-vdc power supply; 22-vac, 400-Hz, 3-phase power for the +15-vdc power supply; and 232vac, 400-Hz, 3-phase power for the +150/+250vdc power supply.

(3) Setting the power mode switch to OPR (operate) causes the power supply re'ay 1A1K2 to operate and furnish power to 1A1J9-A, B, and C and 1A1J5-A, B, and C through contacts A1 and A2; B1 and B2; and C1 and C2, respectively. This output is applied to the tdi through 1A1J5 and the cdi through 1A1J9.

b. Dc Power Distribution.

(1) The 28-vdc power enters the indicator test set through 1A1J1-A and B. The output 28 vdc from filter 1A1A10 is applied through CB1 and CR1.

(2) Setting the power mode switch 1A1S4 to STBY applies 28 vdc through 1A1S4-C1 to contact 1A1K1-X1, causing it to operate; 28-vdc power is then applied to 1A1S4A-C2 wiper. The K1 closed contacts D1 and D2 allow power to be applied to STBY !amp DS2-2 through 1A1K2-D2 and D3 causing the STBY lamp to hight. 28-vdc FAIL power is also applied to power control 1A1A4-4.

(3) Setting the power mode switch to OPR causes latch out 28-vdc power to be applied to power control 1A1A4-9. This latch out power enables the power control 1A1A4 to maintain a steady FAIL indication, even under fluctuating power conditions, until the power mode switch is set to RESET. Contact wiper 1A1S4A-C2 furnishes 28 vdc to contact 7 and operates operate relay 1A1K2. The 1A1K2 open contacts D2 and D3 cause STBY lamp DS2 to extinguish, and the closed contacts D1 and D2 cause OPR lamp DS3 to light and power relay 1A1K3 to operate.

(4) The +15-vdc power supply 1A1A5 +27-vdc unregulated output is applied to heatsink 1A1A9J11, pin 14; +15 vdc for regulation is applied to 1A1A9J11, pin 11. Heatsink 1A1A9 +15-vdc output is sampled and returned to 1A1A5-1 to control the regulated output. The +15-vdc power utilized in the indicator test set is furnished from 1A1A9J11, pins 1, 2, 3, and 4.

(5) The -15-vdc power supply 1A1A6 is the same as the +15-vdc power supply except for application. The unregulated output is +12 vdc at 1A1A6-4 and is applied 1A1A9J11, pin 21. The regulator drive is +1.5 vdc and is applied to 1A1A9J11, pin 22. The -15 vdc is developed at 1A1A6-13 and 6 and applied to the printed circuit boards for power. Ground return is developed at 1A1A9J11, pin 23.

(6) The integrated circuit power supply 1A1A7 has +15 vdc applied at 1A1A7-23 from 1A1A9J11, pin 2, and -15 vdc at 1A1A7-2 from the -15-vdc supply. These inputs provide power for an amplifier and a voltage divider network. The +5 vdc is developed at 1A1A7-1 and 3 and applied to the printed circuit boards for power. Ground return is 1A1A7-12 and 13.

(7) The +1:0/+250-vde power supply 1A1A8 provides +150 vdc at 1A1A8-18 and 16. The 150 vdc is applied to the power control for monitoring and to miscellaneous circuits 1A1AS in the operate mode. The reference resistors 1A1R6, 1A1R7, 1A1R8, 1A1R9, and 1A1R16 determine the voltages at pins 1A1A8-1, 3, 5, 12, and 10 and the output of the power supply.

(8) Heatsink 1A1A9 (fig. 2-2) is used to dissipate excess heat for the +15 vdc, -15 vdc, and +150-vdc power supplies. The outputs are +15 vdc at 1A1A9J11, pins 1, 2, 3, and 4 and +150 vdc at 1A1A9J11, pins 18 and 16. The -15vdc power supply does not develop its output through heatsink 1A1A9, but establishes a ground reference at 1A1A9-23.

(9) The 28-vdc return for relays 1A1K2 and 1A1K3 originates at 1A1A4-6. As long as ac and dc voltages are correct, the 28-vdc return allows relays K2 and K3 to operate and provide a path for supplying voltages to the unit under test. The 28-vdc return path can be traced as follows: From 1A1A4-6 to 1A1A4-11. out of the indicator test set at 1A1J5-J and 1A1J9-s, back into the indicator test set at 1A1J5-H and 1A1J9-t, and then to K2-X2 and K3-X2. If 1A1A4 senses an incorrect voltage, the 28-vdc return is disrupted. Without the 28-vdc return, K2 and K3 restore to prevent ac and dc power from being applied to the unit under test. The STBY lamp DS2 will light and the OPR lamp DS3 will extinguish.

c. Video Generator 1A1A1. Video generator 1A1A1 develops output signals of 50 Hz, 100 Hz, 27 Mrz, vertical sync and video. The 25 kHz at 1A1A1-2, the 100 Hz at 1A1A1-6 and vertical sync at 1A1A1-19 are always present when the indicator test set is being operated. The 50 Hz at 1A1A1-23 is activated by the 50 Hz command input. The video at 1A1A1-17 is a result of one or more command input signals which cause

various outputs to the unit under test. The VIDEO SELECT switch 1A1S6, PATTERN switch 1A1S1, FIELD OF VIEW switch and CAL IND CONTROLS INPUT switch 1A1S5 select the path for the command input signals. A logic 1 output signal is clways present at 1A1A1-21. This signal is applied to VIDEO SELECT switch 1A1S6 and to FIELD OF VIEW switch 1A1S3. Positioning VIDEO SELECT switch to TD or CI applies the logic 1 signal to PATTERN switch 1A1S1 or INPUT switch 1A1S5. Setting PATTERN switch 1A1S1 to each of its 5 positions of the INPUT to each of its 4 positions stimulates video generator 1A1A1 to apply the output at 1A1A1-17 as a result of the command inputs. The FIELD OF VIEW switch 1A1S3 applies the logic 1 command signal to the PATTERN switch 1A1S1 for application to 1A1A1-14 only when PATTERN switch 1A1S1 is in position 3.

d. Video Processor 1A1A2. Video processor 1A1A2 receives video from video generator 1A1A1 and applies it to the tdi and switches it to the cdi. The tdi output is always present at 1A1A2-3 as long as there is an input at 1A1A2-22. The cdi output is dependent on the INPUT switch 1A1S5 to select video 1, 2, 3, or 4. The INPUT switch 1A1S5 applies the selected input to 1A1A2-1 or 8, or both 1 and 8. This input determines whether video is present at pins 2, 6, 10, or 12.

e. Miscellaneous Circuits 1A1A3. Miscellaneous circuits 1A1A3 receives inputs of 25 kHz, 100 Hz, and 50 Hz and develops outputs to apply to tdi or cdi. The 25 kHz input causes reticle ramp and tdi horizontal to be sent to the tdi and causes calibration indicator horizontal sync to be set to the cdi. The 100 Hz input causes the video gate signal to be sent to the cdi. The 50 Hz input causes both read vertical sync and tdi step signals to be applied to the tdi. The brightness voltage output at 1A1J4-2 is developed from the +150-vdc input and adjusted by the external BRIGHTNESS potentiometer 1A1R3.

f. TEST POINTS Switch 1A1S7.

(1) TEST POINTS switch 1A1S7 is used to transfer internal indicator test set signals to control panel 1A1 panel mounted test points for monitoring. TEST POINTS switch 1A1S7 is an 8-contact, 5-deck, rotary switch. The wiper for each deck is connected to panel mounted jacks (test points).

(2) Deck A wiper is connected to test point 1. The contacts of this deck, the signals monitored at each contact, and the origin of the signal monitored are shown in table 2-1.

(8) Deck B wiper is connected to test point 2. The contacts of this deck, the signals monitored at each contact and the origin of the signals monitored are shown in table 2-2.

(4) Deck C wiper is connected to test point 3. The contacts of this deck, the signals monitored at each contact and the origin of the signals monitored are shown in table 2-3.

Table 2-1. TEST POINTS Switch 1A1S7, Deck A

Contact	Signal	Origia
1	+150 vdc	1A1A8-16
2	+ 40 vdc	1A1J7-H
3	- 25 vdc	1A1J7-J
4	+ 30 vdc	1A1 J7-K
5	+ 80 vdc	1A1J7-L
6	High voltage sample	1A1J6-H
7	Tdi fail	1A1J5 -K
8	Horizontal deflection drive	1A1J6-C

Table 2-2. TEST POINTS Switch 1A1S7, Deck B

Contact	Signal	Origin
1	+15 vdc	1 A1A5-2
2	Contrast control	1A1 R4-2
3	Brightness (10 to 80 vdc)	1A1R3-2
4	Reticle intensity	1A1 R2-2
5	Negative vertical deflection	1A1J6-E
6	Positive vertical deflection	! A1J6-F
7	Selected slew voltage	1A1J5–AA
8	Gain 3 control	1A1J4-S

(5) Deck D wiper is connected to test point 4. The contacts of this deck, the signals monitored at each contact and the origin of the signals monitored are shown in table 2-4.

(6) Deck E wiper is connected to test point SCOPE. The contacts of this deck, the signals monitored at each contact and the origin of the signals monitored are shown in table 2-5.

Table 2-3. TEST POINTS Switch 1A1S7, Deck C

Contact	Signal	Origin
1	-15 vdc	1 A1A6-13
2	+12 vdc	1 A1J9–Z
3	- 6 vdc	1 A1J9–a
4	+300 vdc	1A1J9-b
5	+150 vdc	1A1J9-c
6	1.5 k vdc	1 A1J9-u
7	Slew voltage output	1A1J5-y
8	Gain 2 control	1A1J4-R

Table 2-4. TEST POINTS Switch 1A1S7, Deck D

Contact	Signal	Origin
1	+5 vdc	1 A1A7-1
2	No connection	-
3	Manual v/h	1A 1J4 d
4	Tdi sweep	1A1J5-s
5	-1.5 k vdc	1A1 J9V
6	Blanking	1A1J9-Y
7	0° slew	1A1J5-z
8	Hot target mode	1 A1J4–G

Fabl	le 1	2-4.	TEST	POINTS	Switch	1A1S7,	Deck	Е
------	------	------	------	--------	--------	--------	------	---

Table 2-5. TEST POINTS Switch 1A1S7, Deck E--

Section of	Simal	Orlain.	continued			
			Contact	Signal	0.igia	
net.	Video intensity	lAlB1-Z	5	Read vertical sume	14143.5	
2	Reticle ramp	1A1A3-13	6	Video gate	1A1A3-1	
3	No connection	-	7	Light sensor output	1A1J3-D	
4	Tdi step	1A1A3-2	E	Horizontal deflection sample	1A:1 J6-K	

Section III. PRINTED CIRCUIT BOARD FUNCTIONING

2-5. Video Generator, 1A1A1 (fig. FO-4)

"he video generator consists of a 10-mHz oscillator, frequency dividers and logic gates.

a. The 10-mHz oscillator is composed of transistor Q1, capacitors C3 and C4, resistors R1, R2, R3, and crystal Y1. The output is applied to pins 12 and 13 of AND logic ic 1A1A1Z11A. This amplifier-buffer applies its output to 1A1A1Z11D-2, 1A1A1Z8B-1 and 1A1A1Z12-1.

b. Frequency dividers divide the 10-mHz oscillator output as follows:

(1) Network Z12 divides by 4 and by 2 yielding a 2.5-mHz signal at Z12-9 and a 5-mHz signal at Z12-5. The 5-mHz signal at Z12-5 is applied to Z12-12 as an input to obtain the 2.5-mHz signal at Z12-9. The 2.5-mHz signal is applied to Z9-14, Z13-3, Z8B-2 and the 5-mHz signal is applied to Z13-2.

(2) The 2.5-mHz signal is divided by 10 and by 2 by network Z9. The 1.25 mHz is applied to Z13-6, Z8B-4 and Z9-1 to obtain the 250-kHz signal. The 250-kHz signal at Z9-11 is applied to gate Z13-12, gate Z5-4, and to divider Z10-1.

(3) Network Z10 divides the input by 5 and by 10. The 25-kHz signal at Z10-12 is applied to 1A1A1J1-2 as 25-kHz output. The 50-kHz signal at Z10-11 is applied to divider Z7A-14 and Z10-14 to obtain the 25 kHz at Z10-12.

(4) Divider network Z7A divides the input by 2. The 25-kHz output is applied to Z2-12 and divider network Z3A-14.

(5) Divider network Z3A divides the input by 2. The 12.5-kHz output is applied to Z8A-12, to Z2-4, to Z5-1, and to divider Z3B-1.

(6) Divider Z3B is a divide by 5 network. The 2500-Hz output is applied to Z8A-10, to Z2-5, 6, 9, and to divider Z7B.

(7) Divider Z7B is a divide by 5 network. The 500-Hz output is applied to Z3-13, to X2-1, and to divider Z6.

(8) Divider Z6 divides the input by 10 and by 5. The divide by 10 output of 50 Hz is applied to Z1C-12, to Z2-3, to $\overline{Z}1A-4$, and to the base of Q2. The collector of Q2 is connected to

P1-19 to become the vertical sync output. The divide by 5, 100-Hz output is applied to P1-6 as 100 Hz. The input at Z6-14 obtains the 50 Hz at Z10-12.

c. For the logic portion of the video generator, notice that all the gates are 'NAND' gates. The logic code is, any low input gives a high output, all high inputs are necessary to give a low output. A logic (high) is the output at 1A1A1-21. This signal is applied to VIDEO SELECT 1A1S6. where it is switched to either CAL IND CON-TROLS INPUT switch 1A1S5, or PATTERN switch 1A1S1. One other path for this signal is through FIELD OF VIEW switch 1A1S3 to PATTERN switch 1A1S1. The logic 1 (high) passes through the contacts of these switches and is reapplied to video generator 1A1A1 as the command signals; 12.5-kHz command, 1A1A1-16; 250-kHz command, 1A1A1-15; 50-Hz command, 1A1A1-14; interlace command, 1A1A1-4; contrast command, 1A1A1-12; linearity command, 1A1A1-10; reticle command, 1A1A1-1; resolution command, 1A1A1-20; and 10-mHz command. 1A1A1-22 to enable the NAND gates. The frequencies generated by the dividers are already present at the gates and pass through to 1A1A1-17 as the output video.

(1) The 50-Hz command is applied to P1-14 and Z1A-5. This high input to Z1A-5 results in Z1A applying a low to the base of Q3. The input at Z1A-4 is changing at a 50-Hz rate causing gating at a 50-Hz rate. The collector of Q3 changes to a high at this rate and provides a 50-Hz output at P1-23.

(2) The 12.5-kHz command at P1-16 is applied to Z5-2. The 12.5 kHz gates Z5 which already has 12.5 kHz on Z5-1. Thus a 12.5-kHz output is applied to Z4-11. Each negative pulse causes video output at P1-17.

(3) The 250-kHz command is very similar to the 12.5-kHz command. The 250-kHz command input at P1-15 is applied to Z5-5 and the output of Z5 is applied to Z4-4, 5, and 10 to develop the 250-kHz output at P1-17.

(4) The 10-mHz command at P1-22 is applied to Z11D-1 and the 10-mHz output is applied to Z4-2, 3, 13 to provide 10-mHz at P1-17.

and the second se

(5) The contrast command at P1-13 is applied to Z1C-13. The 50-Hz output is applied to Z5A-12. The low pulses generate the output which is applied to Z5B-9, 10 and this output to Z4-6 for video output at P1-17.

(6) The resolution command at P1-20 is spplied to Z8B-5. The combination of frequencies at Z8B-4, 1, and 2 cause low pulses to be applied to Z11C-9 and an output to Z11D-4. 5, and an output to Z4-12. This generates the output at Z4-8 to P1-17.

(7) The reticle command input at P1-1 is applied to Z13-11. The combination of frequencies at Z13-2, 3, 6, and 12 gate Z13 to give low pulses applied to Z11C-10. The video output is to Z11D, to Z4 and to P1-17.

(8) The linearity command input at P1-10 is applied to gate Z8A-9. The combination of frequencies present at Z8A-10, 12, and 13 then pass through to Z5A-13 to Z5B and to Z4. The output of Z4 is to P1-17 as the video signal.

(9) The interlace command at P1-4 is applied to Z2-11 to generate low gates at Z1B and a reset command to Z6-3, Z3A-3, and Z7A-3. This reset causes the 50Hz, vertical sync output to be triggered $\ge 0\mu$ seconds sooner to cause the roll on the tdi.

d. The video output from all gates are applied to 1A1A1Z4 to 1A1A1-17 as the output to video processor 1A1A2.

2-6. Video Processor, 1A1A2 (fig. FO-5)

The video processor accepts the video signal from video generator 1A1A1, adjust the level according to the setting of VIDEO INTENSITY potentiometer 1A1R1, and furnishes a video output to the tdi or cdi unit under test. The video input from video generator 1A1A1 is applied to 1A1A2-22. Unijunction 1A1A2Q1 is biased by the VIDEO INTENSITY input at 1A1A2-23 which sets the signal level input to 1A1A2Z1. Push-pull power amplifier, Q2 and Q3, amplifies the signal before application to the tdi or cdi unit under test. The output to the tdi is at 1A1A2-3. The output to the cdi depends upon the CAL IND 1A1S5 switch position which selectively operates or restores 1A1A2K1 and 1A1A2K2. With the INPUT switch 1A1S5 in position 1, no ground is furnished to 1.A1A2-1 or 8. Neither 1A1A2K1 nor 1A1A2K2 operate and the signal output is through the restored contacts of 1A1A2K1-B2 and B3 and 1A1A2K2-B2 and B3 to 1A1A2-12 as video 4. Set the INPUT switch to 2 and a ground is furnished from TB1-1, through 1A1S5-6 and 1A1A2-1 to

1A1A2X1-X2. The signal path is Lot through the closed contacts 1A1A2K1-B2 and B1 to restored contacts 1A1A2K2-A2 and AS to 1A1A2-6 as video 2. When the INPUT switch is set to 3, a ground is applied to 1A1A2-1 and 8 to operate 1A1A2K1 and 1A1A2K2. This provides a signal path through the closed contacts of 1A1A2K1-B2 and B1 and closed contacts of 1A1A2K2-A2 and A1 to 1A1A2-2 for video ' Set the INPUT switch to 4 and ground is app... i to 1A1A2-8 to operate 1A1A2K2. The signal path is now through the restored contacts of 1A1A2K1-B2 and B3 to the closed contacts of 1A1A2K2-B2 and B1 to 1A1A2-10 for video 3.

2-7. Miscellaneous Circuits, 1A1A3 (fig. FO-6)

The miscellaneous circuits board consists of four separate circuits on one printed circuit board. The 25-kHz signal from video generator 1A1A1 enters the miscellaneous circuit board at 1A1A3-18. The signal triggers the monostable multivibrator consisting of 1A1A3Q3 and 1A1A3Q8. The output is amplified by 1A1A3Q13, Q16, Q19, and Q20. The tdi horizontal sync from the collector of Q19 is applied to 1A1A3-17. The calibration indicator horizontal sync from the collector of 1A1A3Q20 is applied to 1A1A3-16. The input to the reticle ramp circuit from the collector of 1A1A3Q16 is applied to the base of amplifier 1A1A3Q1. This reticle ramp input signal triggers the one-shot multivibrator composed of 1A1A3Q5 and Q7. This output is integrated by 1A1A3R35, 1A1A3C19 1A1A3Q11, and 1A1A3Q12. The sweep is then amplified by 1A1A3Q15 and Q17, buffered by 1A1A3Q21 and power amplified by 1A1A3Q22 and Q23. The output is applied to 1A1A3-19 as reticle ramp. The 100 kHz from video generator 1A1A1 enters at 1A1A3-3. This input triggers the monostable multivibrator composed of 1A1A3Q4 and 1A1A3Q9. The output is amplified by 1A1A3Q14 and 1A1A3Q18 and applied to 1A1A3 pin 1 as video gate. The 50-Hz input from video generator 1A1A1 enters 1A1A3-6 and is applied to 1A1A3-8 as read vertical sync. The 50 Hz is also applied in parallel to 1A1A3Q6 and then to 1A1A3Q10. Both these transistors amplify the signal and apply it to 1A1A3-2 as this step. Brightness voltage is obtained by inserting 150 vdc at 1A1A3-32 through 1A1A3R11 to 1A1A3-14. BRIGHT-NESS potentiometer 1A1R3 is connected externally with a return through 1A1A3-10, 1A1A3R55, and 1A1A3-9 to dc return.

2 - 6

2-8. Power Control, 1A1A4 (fig. FO-7)

The outputs of the +156-vdc, +15-vdc, +5-vdc, and -15vdc regulated power supplies are applied to 1A1A4 P1-18, P1-16, P1-14, and P1-17 as sense voltages. If any of the four voltages sensed by the power control circuit exceeds the overvoltage or undervoltage limits, the dc return to the tdi unit or cdi unit under test and relays 1A1K2 and 1A1K3 is removed, removing power from the unit under test. The four sense voltages are applied to four voltage dividers, consisting of R4 through R11, which reduce each of the applied voltages to three volts. The divided voltage from the -15-vdc power supply is inverted by unity-gain amplifier Z1. The four +3-vdc levels are applied through R12, R13, R14, and R20 to the level detectors as an OR function and deviations in any one of the sensed voltages will appear at C4. The OR function is applied to noninverting input Z2-3 and to inverting input Z3-2. A reference voltage is developed by resistor Rl and zener diodes CR1 and CR2. The reference level for overvoltage detector Z2 is established by potentiometer R21; the reference level for undervoltage detector Z3 is established by R19. If the OR function input is either higher than the overvoltage reference level or lower than the undervoltage reference level, the output at **Z2-6** or **Z3-6** is high, biasing transistor Ql on increasing the voltage drop across R26, and biasing transistor Q2 off. When transistor Q2 is cut off, relay 1A1A4K1 is open, the 28-vdc return circuit is opened. FAIL power of 28 vdc is applied from 1A1A4-4 through relay 1A1A4K1-B2 and B3 to relay 1A1A4K2-X1 causing it to operate and furnish 28 vdc through 1A1A4-7 to light FAIL lamp 1A1DS1. Latchout power of 28 vdc enters at 1A1A4-9 and is applied through 1A1A4K2-A2 and A1 to latch 1A1A4K2 in the operate condition and maintain the FAIL lamp even if proper operating power returns. It is necessary to set the power mode switch to RESET on STBY to remove the latchout power furnished by power mode switch 1A1S4B-3 to 1A1A4-9. This action allows 1A1A4K2 to restore and 1A1A4K1 to operate before reapplying latch-out power to 1A1A4-9. Resistors R22, R23, and R24 provide failsafe protection against the failure of amplifier-a Z2 and Z3.

NOTE

Power control 1A1A4 can light the FAIL lamp in either standby or operate

mode. The operate mode cannot be achieved unless a tdi or cdi unit under test is connected to the indicator test set. The connection of a tdi or cdi unit under test can besimulated by a jumper between 1A1J5-H and J or 1A1J9-s and t. Only one of these connections need be simulated to operate the indicator test set

2-9. 15-Vdc Power Supply, 1A1A5

The 15-vdc power supply **1A1A5** is identical to the 15-vdc power supply 7A3 in Detecting Set, Infrared AN/AAS-24. Refer to TM **11-5850**-241-34/1 for a general description of this printed circuit board.

2-10. 15-Vdc Power Supply, 1A1A6

The -15-vdc power supply 1A1A6 is identical to the -15-vdc power supply 7A4 in Detecting Set, Infrared AN/AAS-24. Refer to TM 11-5850-241-3@ for a general description of this printed circuit board.

2-11. Integrated Circuit Power Supply, 1A1A7

The integrated circuit power supply **1A1A7** identical to the integrated circuits power supply 7A5 in Detecting Set, Infrared AN/AAS-24. Refer to TM **11-5850-241-34/1** for a general description of this printed circuit board.

2-12. 150/250-Vdc Power Supply, 1A1A8 (f i g . F O - 8)

150/250-vdc power supply 1A1A8 provides 150vdc regulated power for miscellaneous circuits 1A1A3 and the unit under test. The operation of 1A1A8 is typical of the operation of the 1A1A5, 1A1A6, 1A1A7 regulator boards in the indicator test set.

a. 232-vac, 400-Hz, 3-phase power is applied to a full-wave bridge rectifier consisting of diodes CR1 through CR6. Capacitors C1 through C6 protect the diodes from transient voltage surges. The unregulated dc voltage is applied to external heatsink 1A1A9 and across predrivers Q8 and Q9. Comparator **Z1 has** one input on pin 2 which is the voltage developed across external resistor **1A1R9**. The input to **Z1-3 is** deter**mined by a voltage divider** network consisting of resistor **1A1R10**. Integrated circuit Z1 is protected at inputs 2 and 3 by C11 and 12 which by-pass any overload.

b. The preregulator Q1 and resistor R4 form a parallel path to couple the output of Z1 to predriver Q9 through pin 23 to external resistor 1A1R7, back into pin 12 to the base of predriver Q8. The emitter of the two predrivers develop the drive current to the external heatsink 1A1A9. The two transistors Q1 and Q3 in 1A1A9 regulate the current of the output and dissipate excess heat.

c. The other circuitry on the 150/250-vdc power supply is not used and may be ignored in circuit analysis, as pins 16 and 18 are shorted externally.

2-13. Heatsink Assembly, 1A1A9 $\begin{pmatrix} f & i \\ g & 2 \end{pmatrix}$

Heatsink assembly 1A1A9 is not a printed circuit board; it is a chassis mounted assembly.

a. Transistors Q2 and Q6 operate in series parallel to regulate the current of the 15-vdc power supply. An increase in load causes a more positive signal at 1A1A9-11 and an increase in current in Q2. This increase is applied to Q6 and the two working together increase the total current to regulate the output voltage at pins 1, 2, 3, and 4.

b. The two regulating transistors for the 150/250-vdc power supply, Q1 and Q3, operate in an identical manner as Q2 and Q6. The bases are both controlled from the 150/250-vdc power supply and conduct more or less current to maintain a stable output at pin 12.

c. Transistors Q4 and Q5 operate identical to Q2 and Q6. All circuitry and interactions are the same.

2-14. Filter Assembly, 1A1A10 (fig. 2-3)

Filter assembly 1A1A10 protects the indicator test set internal components from induced or power source generated transients. The 115-vac, 400-Hz, 3-phase input power at 1A1J2 is applied across 1A1A10-R1, R2, R3, and R4 and through FL1 through FL4. The filtered output of FL1 through FL4 is applied through 1A1A10-L2 and L3 and to the three sections of C2. The ac output of **1A1A10** at C2-1 is phase A; C2-2 is phase B; C2-3 is phase C; and C2-4 is neutral. The 28vdc input at 1A1J1-A is applied through FL5 and L1 to C1. This is the +28-vdc output at E2. The **28-vdc return is 1A1J1-B through FL6 and L1** to C1. The return reference is E3.

2-15. Integrated Circuits

a. Integrated Digital Logic. The 54 series integrated circuits are high speed, low power, general purpose circuits for digital applications.

This series includes the basic gates, flip-flop elements and complex logic and storage elements needed to perform all functions of general purpose logic systems. The digital logic circuits employed in the indicator test set are SN5400J, SN5420J, SN5430J, SN5473, and SN5490J. All units in the indicator test set are suffixed by J to denote case style. The SN5400 (A, fig. 2-4) is a quadruple, 2-input positive NAND gate. Four NAND gates with two inputs each, and one output each are *combined in one package. The SN5420 (B, fig. 2-4) is a dual, 4-input positive NAND gate. Two NAND gates with four inputs each, and one output each are combined in one package. The SN5430 is an 8-input positive NAND gate. One NAND gate with eight inputs and one output is in this case. The SN5473 (C, fig. 2-4) is a dual J-K master-slave flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the stage of coupling transistors which connect the master and slave sections. The SN5490 (D, fig. 2-4) is a high speed decade counter consisting of four dual-rank, masterslave, flip-flops. When used as a binary coded decimal decade counter, the BD input is externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained. When a symmetric-al divide-by-ten count is desired, requiring division by ten, the D output is externally connected to the A input. The input count is then applied at the BD input and a divide-by-ten square wave is obtained at output A.

b. Operational Amplifiers. The operational amplifiers used in the indicator test set are differential amplifiers and function as summing amplifiers, buffer amplifiers, and comparators. Terminal numbers of one amplifier may be different from another amplifier as can be seen by comparing the SN52702L and the SN52709L (fig. 2-5 and 2-6) found in the indicator test set. The inverting input is designated (-) while the noninverting input is designated (+). Signals applied to the inverting input cause an output signal of opposite polarity to the input. Signals applied to the non-inverting input are reproduced with no inversion. These units are high-performance, general-purpose amplifiers with highimpedance differential inputs and low-impedance outputs.



Figure 2-2. Heatsink 1A1A0, schematic diagram.



EL41H003

Figure 2-3. Filter Assembly 1a1a10, schematic diagram.





٠

Figure 2-4. Integrated Circuits, types SN5400J, SN5420J, SN5472J, and SN5490J.







EL6625-1826-40-TM-21

Figure 2-6. Integrated circuit SN52709L.

CHAPTER 3

GENERAL SUPPORT MAINTENANCE

Section I. GENERAL

F

3-1. Level of Maintenance

This chapter provides general support maintenance procedures. Included in this chapter are sections covering: troubleshooting; removal and replacement; adjustment and alignment; repair; and general support testing.

3-2. Maintenance Forms and Records

Maintenance forms, records, and reports which are to be used by maintenance personnel at all maintenance levels are listed in and preccribed by TM 38-750.

3-3. tools and test Equipment

Tools and test equipment required for maintenance, other than those listed in TM 11-6625-1826-12, are as follows:

a. Tools. Tool Kit, Electronic Equipment TK-105/G.

b. Test Equipment. Test equipment is listed in table 3-1.

Nomenciature	Common some
Cacilloscope AN/USM- 281A	Oscilloscope
Digital Voltmeter, Non- Linear Systems, Model X-2	Digital voltmeter (dvm)
Multimeter TS-352B/U	Multimeter
Tool Kit, Electronic Equipment TK-105/G	Tool kit
Maintenance Kit, Elec- tronic Equipment MK-1172/AAS-34	Electronic maintenance kit

c. Digital Voltmeter Preparation for Use. To prepare the digital voltmeter (dvm) for use, connect the power plug to a 115-vac power source (fig. 3-1). Connect the red lead to the HI connector on the dvm panel and the black lead to the LO connector on the dvm panel. Set the power switch to ON. Set the range scale to AUTO.

d. Oscilloscope Preparation for Use. To prepare the oscilloscope for use, connect the power lead to 115-vac power source (fig. E-1).

Connect the oscilloscope test probe to INPUT CH 1 and make a connection between ground on the oscilloscope and GND on the indicator test set. Set the POWER ON switch to the ON position. Position remaining controls as indicated in chart 3-1.

Chart 3-1. Oscilloscope AN/USM-281A Control Settings

Controle	Betting	
FIND BEAM	Released.	
INTENSITY	As required.	
ASTIGMATISM	Use in conjunction with	
	FOCUS to adjust for	
	round beam.	
FOCUS	Adjusts beam for sharpest	
	trace.	
TRACE ALIGN	Adjusts vertical centering.	
SCALE	Adjust for scale	
	illumination.	
POWER (indicator)	Signifies POWER switch	
	closed and the 23-vdc	
	power supply is	
	operating.	
POWER (switch)	ON (applies ac power to	
	oscilloscope).	
HORIZONTAL	Adjuste horizontal	
POSITION	position of display.	
DISPLAY	INT.	
AC DC	DC.	
A POSITION	As required.	
POLARITY	+ UP.	7
DISPLAY	A.	-
VOLTS/DIV	1.	
MAGNIFIER	X1.	
CH 1 AC GND DC	DC.	
INPUT		
MAIN VERNIER	CAL	
RESET	Keleaged.	
TRIGGER LEVEL	0.	60
EXT + 10, EXT, INT,	INT.	100
	+. DC	
AUS, AUF, AU, DU		
1 IME/UM Swffrd Monf	1 (1990) A 1170	
	AU10.	
<u>uslai</u> Lednied	CAL.	
TRICCER LEVEL	0.	
INT AUTO EXT.	AUTO.	
ETT 410		(22
- SLOPE -	+ .	
ACS. ACF. AC. DC	DC.	
AVO, AVE, AVI DV		

3-4. General Troubleshooting Instructions

Troubleshooting at the general support maintenance level includes all the techniques outlined for organizational maintenance, and any special or additional techniques required to isolate a defective part. The maintenance procedures are not complete in themselves, but supplement those described in TM 11-6625-1826-12. The systematic troubleshooting procedure, which begins with the operational and sectionalization checks that are performed at an organizational level, must be completed by means of localizing and isolating techniques. The paragraphs that follow provide procedures for sectionalizing troubles to a particular functional unit of the test set, and then to localize the trouble to a component of the functional unit unless the functional unit is replaced and later repaired at a higher level maintenance facility. Waveforms are provided in figure 3-2. Parts location information is provided in figure 3-3. Wiring diagram information and cable diagrams are provided in figures FO-9 and FO-10. Color codes for resistors, inductors, and capacitors are provided in figure FO-1. The wire color code shown on wiring diagrams is the same numerical code explained in figure FO-1.

3-5. Organization of Troubleshooting

a. General. The first step in troubleshooting is to sectionalize the fault (tracing the fault to a major functional unit). The second step is to localize the fault (tracing the fault to a defective part within that unit). Some faults, such as burned-out resistors, arcing, and shorted transformers can often be located by sight, smell, and hearing. The majority of faults however, must be isolated by checking voltages and resistances, or by checking the equipment against the general support test procedure contained in section VI of this chapter.

b. Sectionalization. For ease of troubleshooting, the equipment may be thought of as consisting of functional entities, each related eletrically but categorized separately by the function performed. The first step in troubleshooting is to *locate* the function, or functions, at fault by the following methods:

(1) Visual inspection. The purpose of the visual inspection is to locate faults without testing or measuring the circuits. All visual signs should be observed and an attempt made to sectionalize the fault to a particular function.





Change 2 3 - 2 . 1

(2) Operational test. Operational test frequently indicate the general location of trouble. In many instances the tests will help in determining the exact nature of the fault. The organizational quarterly preventive maintenance checks and service chart (TM 11-6625-1826-12) contains an operational test.

c. Localization. The tests listed in the following paragraphs will aid in localizing the trouble. First, localize the trouble to a single function, and then isolate the trouble within that circuit by waveform, voltage, resistance, and continuity measurements.

(1) Troubleshooting chart. When used with the associated voltage, resistance, and continuity tables and the waveform diagram, the troubleshooting information in chart 3-2 will aid the technician in localizing troubles to a component part. Defective components identified by performing the corrective action are replaced with a known reliable component unless repair or other disposition is noted. The *Corrective action* column references data tables, if required, for checking components; otherwise fer to schematic and wiring diagrams when performing checks. The parenthetical reference in the *Malfunction* column is intended to be used only when performing the general support test procedure. The referenced data items and test procedure steps will allow malfunction symptoms discovered during performance of the test procedure to be easily referenced in the troubleshooting chart.

(2) Waveform measurements (fig. 3-2). Oscilloscope, AN/USM-281A is used for observing waveforms at appropriate test points. The waveform chart on figure 3-2 illustrates the waveforms obtained at various points on the classis.

Chart 3-2. T	Froubleshooting	Procedure
--------------	-----------------	-----------

Note: Adjust and align appropriate PCB before replacing.

m No.	Malfunction	Probable cause	Corrective action
1	FAIL lamp 1A1DS1 lights	a. Power fluctuation .	a. Set power mode switch to reset and release.
		ö. Loss of 115-vac input power	b. Check CB2. Reset if tripped.
		a. Loss of one or more phases of 115 vac input power.	c. Check input power.
		d. No input to power transformer 1A1T1.	d. Check power relay 1A1K1 (para 3-5c(3); table 3-3, item 1).
		e. Incorrect output of power trans- former 1A1T1.	e. Check power transformer 1A1T1 (para 3-5c(3); table 3-2, items 10 through 21).
		f. Faulty input to power control 1A1A4.	f. Perform the following:
		(1) No +15 vdc at 1A1A4-16	(1) Check 1A1A5, pin 2, for +16.4 ±0.4 vdc. If present, check 1A1J11, pin 2, for +15 ±0.3 vdc.
		(2) No +5 vde at 1A1A4-14	(2) Check 1A1A7, pin 3, for $+5$ ±0.1 vdc. If present, check 1A1K4, pin A1, for $+5$ ±0.1 vdc.
		(3) No +150 vdc at 1A1A4-18	(3) Check 1A1A8, pin 16, for +325 ±30 vdc. If present, check 1A1A9, pin 12, for +150 ±8 vdc.
		(4) No - 15 vde at 1A1A4-20	(4) Check 1A1A6, pins 13 and 6 for -15 ±0.3 vdc. If pregnt, check 1A1J11, pin 22, for +1.4 ±0.4 vdc.
		(5) No +15 vdc at 1A1A4-1	(5) Check continuity between 1A1J11-2 and 1A1A4-1.
		(6) No -15 vdc at 1A1A4-22	(6) Check continuity between 1A1A4-1 and 1A1A6-2.
		g. Faulty heatsink, 1A1A9	g. Check heatsink 1A1A9 (malfunc- tions 9, 10, and 11).
		A. Faulty power control 1A1A4	k. Replace 1A1A4.

Ite	na Na.	No. Malfunction Probable cause		Corrective action
	2	ELAPSED TIME meter 1A1M1 does not operate.	c. 1A1CB2 faulty 5. Faulty relay 1A1K1	 a. Check 1A1CE2. b. Check 1A1K1 (para 3-5c(3); table 3-3, item 1).
	3	STBY lamp 1A1DS2 does not light.	c. ELAPSED TIME meter 1A1Mi defective. a. Defective circuit breaker 1A1CB1 b. Diode 1A1CR1 open	 Check 1A1M1 for resistance of 2 ±0.5 ohms. a. Check 1A1CB1. b. Check 1A1CB1 (pars 3-5e(3); ta-
			c. Reley	bie 3-2, items 20 and 27). c. Check 1A1K1 (para 3-5c(3), ta- ble 3-3, item 1).
			d. Power mode switch 1A1S4 defec- tive.	d. Check 27 ±2 vdc at 1A1K1-X1.
			e. STBY lamp 1A1D&C defective	•. Check 1A1DS2.
	4	OPR lamp does not light	a. Belay 1A1K2 defective b. OPR lamp 1A1DS3 defective. Belay	 a. Check 1A1K2 (para 3-5c(3); table 3-3, item 2). b. Check 1A1DS3.
	5	No 115 vac, 3 phase, 400 Hz at J5 and J9-A, B, and C. FAIL lamp is not lighted.	Relay 1A1K3 defective	Check 1A152 (para 3-50(3); table 3- 3, it.m 2).
	6	No +5 vde present at J5-CC in operate mode.	Relay 1A1K3 defective	Check 1A1K3 (para 3-5c(3); table 3- 3, item 2).
	7	No – 15 vde present at J5–Z, c, f, DD, J4–J or J3–C.	Relay JA1K3 defective	Check 1A1K8 (para 3-5e(3); table 3- 3, item 3)
	8	No +15 vdc present at J5-a, d g, EE, J4-H or J3-A.	Relay 1A1X3 defective	Check 1A1E3 (para 3-5c(3); table 3- 3, item 2).
	9	+15 vdc at output of heatsink 1A1A9-1, 2, 3, 4 not present or not in tolerance (table 3-2, item 2).	 a. +15 vdc power supply 1A1A5 defective. b. Heatsink 1A1A9 defective 	 a. Check 1A1A5, pin 2, for +15 ±0.3 vdc. b. Replace 1A1A9.
	10	-15 vde at output of heatsink 1A1A9-23 not present or not in tolerance (table 3-2, item 4).	 a15 vdc power supply 1A1A6 de- fective. b. Heatsink 1A1A9 defective 	a. Check 1A1A6, pins 13 and 6 for -15 ±0.3 vdc. b. Beplace 1A1A9.
	11	+150 vdc at output of 1A1A9- 12 not present or not in tol- erance (table 3-2, item 1).	 a. +150 vdc power supply 1A1A8 de- fective. b. Houtsink 1A1A9 defective 	 a. Check 1A1A8, pin 10, for +325 ±30 vdc. b. Replace 1A1A9.
	12	+5 vde at TB1-6 not present or not in tolerance (table 3-2, item 5).	+5 vdc power supply 1A1A7 defective .	Check 1A1A7, pins 1 and 3 for +5 ±0.1 vdc.
	13	Indicator test set does not go into operate mode and FAII. lamp does not light.	Jumper between TEST POINTS 6 and TEST POINTS 7 defective.	Check jumper.
	14	No continuity from TEST POINTS 1 to J7-H, J, K, L, J6-H, C or J5-K (table 3-4, items 1 through 7).	TEST POINTS switch 1A1S7 defec- tive.	Check 1A1S7-A (para 3-5c(3); table 3-4, items 1 through 7;.
	15	No continuity from TEST POINTS 2 to J4-S, J6-E, F or J5-AA (table 3-4, items 8 through 11).	TEST POINTS switch)A1S7 defec- tive.	Check 1A1S7-B (para 3-5c(3); table 3-4, items 8 through 11).
	16	No continuity from TEST POINTS 3 to J9-Z, a, b, c, u, J5-y or J4-R (table 3-4, items 12 through 18).	TEST POINTS switch 1A1S7 defec- tive.	Check 1A1S7C (para 3-5c(3); table 3-4, items 12 through 18).
	17	No continuity from TEST POINTS 4 to J4-d, G, J5-s, z, J9-V, Y (table 3-4, item 19).	TEST POINTS switch 1A1S7 defec- tive.	Check 1A1S7-D (para 3-5c(3); table 3-4, items 19 th. sugh 24).

Piona No.	Haifunction	Pruhable cause	Carrective action
18	No continuity from TEST POINTS SCOPE to J3-D or J6-K.	TEST POINTS switch 1A187 defec- tive.	Check 14187-E (pars 3-5c(3); table 3-4 items 25 and 26).
19	No + 150 vde at TEST POINTS 1 with TEST POINTS switch 1A127 set to 1 (table 3-2, item 1).	TEST POINTS switch 1A187 defec- tive.	Check 1A1S7–A contact 1 for 150 ± 15.9 vdc.
39	No +15 vde at TEST POINTS 2 with TEST POINTS switch 1A1S7 set to 1 (table 3-2, item 2).	TEST POINTS switch 1A137 defec- tive.	Check 1A1S7-B contact 1 for 15.9 ±1.5; -0.9 vde.
21	No -15 vde at TEST POINTS 3 with TE3T POINTS switch 1A1S7 set to 1 (table 3-2, item 4).	TEST POINTS switch 1A187 defec- tive.	Check 1A1S?-C contact 1 for 15.9 +0.9; -1.5 vde.
22	No +5 rdc at TEST POINTS 4 with TEST POINTS switch 1A1ST set to 1 (table 3-2, item 5).	TEST POINTS switch 1A1S7 defec- tive.	Check 1A1S7-D contact 1 ros 5.0 ±0.5 vdc.
23	Video intensity incorrect at SCOPE with TEST POINTS switch in 1 (table 3-2, iten. 6).	Video processor 1A1A2 defective	Check 1A1A2, pin 23, para 3-5e(3); table 3-2, item 6.
24	Reticle rump wavesnape in- connect at TEST POINTS	u. Vidro generator 1A1A1 defective	a. Check 1A1A1, pin 2, for waveform H. figure 3-2.
	SCCPE with TEST POINTS switch 1A187 in position 2 (chart 3-3, step No. 11).	b. Miscellaneous circuís 1A1A3 de- fective.	 Check (A1A3, pin 19, for waveform A, figure 3-2. FIELD OF VIEW: X1, VIDEO SELECT: OFF.
25	Tdi step weveshape incorrect (chart 3-3, step No. 12).	a. FIELD OF VIEW switch 1A1S3 defective.	a. Check 1A1S3AC1-1 for +5.6 ±1.0 vdc. PATTERN switch: 3.
		b. PATTERN switch 1A1S1 defective	b. Check 1A1S1 for continuity between 1A1S1B-3 and 1A1S1B-C1.
		c. Video generator 1A1A1 defective	c. Check 1A1A1, pin 23, waveform G, forme 3-2.
		d. 5 volt waveform out of tolerance.	d. See Section IV, p. 3-16, for adjustment procedure.
		8.Miscellaneous circuits 1A1A3 de- fective.	Check 1A1A3, pin 2. for waveform B, figure 3-2.
26	Read vertical syne waveform	a. FIELD OF VIEW 1A1S3 position	a. Check 1A1SS.
	13).	t. PATTERN switch 1A1S1 defective	b. Check 1A1S1.
		c. Video generator 1A1A1 defective	c. Check 1A1A1, pir 23, for waveform G. figure 3-2.
27	Video gate waveform incorrect	a. INPUT switch 1A1S5 defective	a. Check 1A1S5-B7 and 3 for +15
	(chart 0-0, step 100 14).	h. Video generator 1A1A1 defective	b. Check 1A1A1, pin 6, for waveform I. figure 3-2.
28	Tdi norizontal sync waveform	a. Video generator 1A1A1 defective	o. Check 1A1A1, pin 2, for waveform H figure 3-2.
	step No. 15).	b. Miscellaneous circuits 1A1A3 de- fective.	b. Check 1A1A3-16 and -17 for wave- form E, figure 3-2.
29	Tdi video waveform at TEST POINTS INP VID incorrect	a. Defective VIDEO SELECT switch	a Check 1A1S6 for +3.3 ±0.6 vdc.
	(chart 3-8, scep No. 16).	b. Defective PATTERN switch	b. Check 1A1S1 for continuity between
		c. Defective video generator 1A1A1	c. Check 1A1A1, pin 17, for waveform J. figure 3-2.
		d. Incorrect video intensity 1A1K1 level.	d. Check 1A1R1 (para 3-5c(3); table 3-2, item 5'.
		e. viden processor IAIAZ delective	e. Replace IAIA6.
30	or N and J6-e missing video.	a. C.L. IND CONTROLS INPUT switch 1A1S5 defective.	a. Gneck 1A1S5-A.
	-	1	Change 2 3-5

Hem No.	Multunetton	Prabadie cause	Connective actions
	gresent at TEST POINTS INP VIDEO (chart 3-3, steps No. 16, 17, 18 and 19)	b. Villes processor 1A1A2 defective	 Observe waveform F, figure 3-2, at 1A1XA2-12, 6, 2, and 16; TEST POINTS switch in positions 1, 2, 3, and 4.
31	Video 1, 2, 3, or 4 at 36-e or J3-U, R, or N incorrect waveform (chart 3-3, staps No. 26, 17, 13, and 19).	Refer to probable cause of malfunction 29.	Refer to corrective action of malfunc- tion 29.
333	7 entical sync 1A1A1-19, not generat or incorrect, TEST PUINTS 20 (chart 3-3, stop No. 20).	Defective video generator 1A1A1	Replace 1A1A1.
33	Filter assembly 1A1A10 does not have continuity from 1A1J1-2, and B to 1A1A10- E3 and E3 and from 1A1J2- A, B, C and D to 1A1A10C2- 1, 2, 3 and 4.	 a. Defective choke coil 1A1A10-L1, L2 or L2. b. Defective filter 1A1A16-FL-1, 2, 3, 4, 5 or 6. c. Broken wrring 	 a. Check coils 1A1A10-L1, L2, or L3 for continuity. a. Check filters 1A1A10-FL-1, 2, 3, 4, 5, and 6 for continuity. c. Check wiring.
34	Continuity , present between connector pins IAL'2-A, B, C, D or IALJ1-A to IA.21.	Shorted or defective wizing	Check wiring.

(3) Voltage and resistance measurements. The digital voltmeter, Nonlinear System, Model X-2, is used for taking voltage and resistance measurements on the chassis. Multimeter TS-352B/U is available if required. Voltage measurements are listed in table 3-2 and resistance measure and are listed in table 3-3. The item column is provided so specific measurements can be easily referenced. The Component checked column designates which component can be checked by using the data provided for that item. The dvm probe connections LO and HI columns specify where the HI probe and LO probe are connected to check the corresponding item component. The test set control setting control and position columns designate test unit control settings which must be made prior to observing the dym indication for the item checked. The dym indication (volt3) de and ac column on the voltage measurement table (table 3-2) contains the dvm dc or ac voltage cheatned for the item component checked. The dvm indication (ohms) on the resistance measurement table (table 3-3) contains the resistance obtained for the item checked. Unless otherwise specified, tolerances are ± 10 percent. Chassis mounted components requiring resistance checks must be isolated from associated circuits to avoid erroneous meter indications.

CAUTION

When making voltage measurements of transistors, use tape or sleeving to insulate the test probe, except for the extreme tip, to prevent accidental shorting of the test probes to the chassis (even a momentary short circuit can damage the transistor).

	Commence	Dvm probe connection		Test set control setting		Dven indications (volta)	
itere	checked	10	HI	Control	Position	Ac	De
1	1A1A8	Test point 8	Test point 1	TEST POINTS Switch S7	I		150±3
2 3	1A1A5 1A1R3	Test point 8 Test point 8	Test point 2 Test point 2	87 87	1 3		15±0.3
				BRIGHTNESS control 1A1R3 1A1R2	Fully ew Fully cew		50±8 10±2

Table 3-2. Voltage Measurements

		Constant Constant	yanalar Masar	That art can	That act control actilize		
iliana.	Cinterportant Giustad	L 400	8 22	Constrai	Restand	A 4	 *
		Tust paint 8	3-42	\$1	8		
				14123	Fully can		10:2
				1A1BS	Fully co		80::0
4	14146	Test point 8	Test point 8	81	1		-15:0.8
5	14147	Test paint 8	Pest point 4	87	1		+5 ±0.1
6	1A1R1	Test point 8	Test point	87	1		
			SCOFE	VIDBO	1		
				INTENSITY			
				LAIRI	Fully en		-8±05
				14151	Fully erw		-8285
7	LAITI	T1-M	¥1-1			119212	
*		T1-41	T1-2			112212	
39 1-0	5.6557	11-01	5 A 1970 2			11972 60924	
290 8.8	1491111 1 4 1494	1418 197	1413 6-4				
11 11	161471	10171_1	14111-0			222+4	
4.00 19 D	14191	14171-7	14171_2			91.6±4	
14	14191	114191-7	1A171_0			21.6±4	
15	LAITI	1A171-8	1A111-9			21.6 2 4	
16	IAITI	1A111-13	14191-14			11.2±8	
17	TAITI	1A1T1-13	1ANT1-15			11.2=3	
18	1A171	14121-12	1A111-15			11.2±3	
19	14171	1A1T1-10	14177-11			240±24	
, 20	iaiti	1a171-10	1A171-12			240±24	
21	14171	1A1T1-11	14111-12			240±24	
22	Pilter	1410-39	1410-84			119±12	
	1A1A19		also th				
23	Filer	1410-59	1210-20			119212	
8.	IAIAIO	4440 50	1410.88			510-10	
24	FULLET SALAIA					4.3.9 - 4.4	
6 E:	IAIA19	1410.23	1410-82				27±2
	141410						
96	141021	TR1_1	Ra				27.5±8
21	1AICR1	TB1-1	2 5				25.7 = 3 _
28	14152.8	Test Point 8	J4-V	Switch 1A1S3	II or I2		-15 × U.3
20	14152.8	Test Paint A	JA-M	Switch 14153	X1		-15 ± 0.3
47							

Table 3-3. Resistance Measurements

liese	Component	Component connection		Tet e	Dym indication	
	Checkel	10	m	Costrol	Posities	Contraction (
1	1A1E1	1A1K1-X2	1A1K1-X1			290±30
2	1A1K2	SA182-X2	1A1K2-X1			299 2 30
8	1A1K3	1A1E3-X2	1*.1 K3-X 1			299±80
4	1 A 1K4	E4-N E4-N E4-N	K4-≠C K4-≠B K4-¢A			100k min 100k min 100k min
5	1A1R1	1A1B1-1 1A1XA2-14 1A1XA2-14	1A1E1-3 1A1EA1-23 1A1EA1-23	1A1R1 1A1R1	Remove 1A1A2 GV ccw	1000±150 Less than 5 1000±150
6	1A1 R 2	1A1R2-1 J7-S J7-S	1A1R2-3 J7-T J7-T	1A'R2 1A1R2	(Install 1A1A2) Fully ccw Fully cw	1000±150 1000±150 Less than 5
7	1A1R3	1A1R3-1 1A1R3-1	1A1 R3- 8 J4-Z	1A1B3	Fullyaw	100±10k 100±10k

Change 2 3-7

	Compression	Dea cas	n geneter Anne	Tush and a	united without	Dans Indiantian
		LØ	112	Custowi	Pasitina	
•	14124	1A123-1 1A124-1 J4-0 J4-8	J4-Z 1A1 B4-3 J4-4 J4-4	1A1R3 1A1R4 1A1R4	Pully ew Fully ew Fully ew	Less than 5 1025 ± 103 Less than 11 1033 ± 103
¥ 9	14125	1A1R5-1	1A1 25- 9			75±1
10	14125	1A184-2	1A128-1			12 ±0.12
n	1.4127	1A187-2	1A187-1			124 ±0.124
13	1A133	1A123-1	1A1B8-8	COMMENT:	Remove 1A1A8	812 ± CAM2
13	14129	1A129-1	1A129-8			13.7k ±0.18k
14	1A1210	1A:R10-82	1A1B10-83			88.5% ±0.25%
1 15	LAIBH	1A1B11-1	1A1B11-8			61.1 ± 1
14	1A1CR1 through 1A1CR5	Cathada Anada	Anada Cathoda	COMMENT.	Repisce 1A1AS	Less than 50 Greater than 2555
17	A10-35 A10-35	A10-E4 A10-E4 A10-E8				3500 3300 3300

(4) Continuity checks. Routine continuity checks between various points in the circuitry can be made using the digital voltmeter or the multimeter and wiring diagrams; however, a list of continuity checks is provided in table 3-4 to insure a complete continuity check of the circuitry without reference to wiring diagram. The continuity measurements table *Hem* column is provided so specific measurements can be easily referenced. The *Dvm probe connections LO* and *HI* columns specify where the dvm HI probe and LO probe are connected to check the corresponding item continuity measurements. The Test unit control setting, Control and Position columns designate test unit control settings which must be made prior to observing the dvm indication for the item circuitry checked. The Remarks column contains information of a special nature pertinent to checking continuity for the specific corresponding item. Continuity is defined as a continuous path with a resistance of less than 2 onms unless otherwise noted. All measurements are made with power off and circuit breakers open. Prefix all designators with 1A1.

lian	Don probe connection		Test unit control sottings		
	10	HI	Control	Preition	
1	Test point 1	J7-11	TEST POINTS Switch 87	2	
2	Test point 1	J7-J	87	8	
8	Test point 1	J7-X	S7	4	
4	Test point 1	J7-L	87	5	
5	Test point 1	J6-11	S7	6	
6	Test point 1	J5-K	87	7	
7	Test point 1	J6C	87	8	
8	Test point 2	J6-B	87	5	
9	Test point 2	J6_F	\$7	6	
10	Tast point 2	J5-AA	87	7	
11	Test point 2	J4-8	87	8	
12	Test point 8	J9-Z	87	2	
13	Test point 3	J9-a	87	3	
14	Test point 3	Ј9-ь	S 7	4	
15	Test point 3	J9-e	87	5	
16	Test point 3	J9- U	S7	6	
17	Test point 3	J5_y	S 7	7	
18	Test point 3	J4-R	S 7	8	
19	Test point 4	J4-d	S7	3	
20 ·	Test point 4	J5-s	87	4	

Table 3-4. Continuity Measurements

litere .	Den probe contestion		Their sail: seatoral seriesage		Second and a
	2.0	61	Cionteni	Position	
211 222 224 225 225 225 225 225 225 225 229 229 229	Test point 4 Test point 4 Test point 4 Test point 4 SCOPE SCOPE Yest point 6 J2-A J2-B J2-C J2-D J1-A J1-B J2-A J2-B J2-C J2-D J2-C J2-D	J9-V J9-Y J5-1 J4-G J3-D J6-K T51-1 A10-E6 A10-E6 A10-E6 A10-E5 A10-E5 A10-E5 A10-E5 A10-E5 TE1-1 TE1-1 TE1-1 TE1-1 TE1-1	\$1 \$1 \$1 \$1 \$7 \$7	5 6 17 8 7 8	imf imf imf
38 39 40	TB1-1 TB1-1 TB1-1	J9-G J9-H J9-F	1A185 1A185 1A185	1 er 2 1 er 2 1	

(5) Intermittent troubles. When troubleshooting, the possibility of intermittent troubles should not be overlooked. This trouble can often be made to appear by tapping or jarring the equipment. Check wiring and connections.

3-6. Interunit Troubleshooting

a. Defective Signal Monitoring. Failure to monitor a selected voltage or signal may be caused by defective *External* test equipment. If an operational check fails to sectionalize trouble to a defective unit or a defective major functional area, follow the procedures given in (1), (2), and (3) below.

(1) External test equipment check. All external test equipment should function properly. Perform operational checks on each unit of external test equipment as described in the applicable test equipment manual.

(2) Control units check. All major function-

al areas of the control units should function properly, including the active circuits (semiconductor circuits) and the controls.

(a) Active circuits. If any of the transistor or diode circuits are suspected of causing a malfunction, isolate the trouble by using voltage and resistance measurements with external test equipment.

(b) Controls. To verify that all controls are functioning properly, perform continuity measurements (table 3-4) while the controls are rotated through each position.

(3) Connectors check. The continuity measurements will aid in determining whether a connector is contributing to the malfunction.

b. Checking Cable Assemblies. All interconnecting cable assemblies should be checked for signs of insulation deterioration and for opens or shorts near the connectors. Check connectors for bent or deformed pins and for signs of arcing.



EL4IH001

Figure 3-2(1). Waveforms (part 1 of 2).



Figure 3-2(2). Waveforms (part 2 of 2).

Change 2 3 - 1 1

Section III. Removal and Replacement

3-7. Removal

All parts may be removed using standard tools and maintenance procedures. Refer to parts location diagram (fig. 3-3), when removing parts and subassemblies.

a. The control unit is removed by disengaging the screws along the edge of the panel and aliding the chassis from the case.

b. Access to printed circuit boards is gained by removing the 5 captive screws securing the hinged cover and swinging it open.

c. To gain access to the remaining chassis mounted componen.s, remove the 6 captive screws securing the two hinged portions of the chassis and swing open.

d. Access to the filter assembly is gained by removing the two retaining nuts securing 1A1J1 and 1A1J2 to the panel and removing the 8 panhead screws securing the filter assembly case to the control unit panel. Refer to parts location diagram (fig. 3-4), when removing parts and subassemblies.

3-8. Replacement

All parts may be replaced using standard tools and maintenance procedures. Refer to part location diagram (fig. 3-3), when replacing parts and subassemblies.

a. The control unit is replaced by sliding the chassis back into the case and securing the acrews along the edge of the panel.

b. Secure the printed circuit board hinged cover with the 5 captive screws.

c. Secure the hinged portions of the chassis with the 6 captive acrows.

d. To replace the filter assembly, secure J1 and J2 to the control unit panel with the two retaining nuts; secure the filter assembly case to the control unit panel with the S panhead screwa. Refer to the part location diagram (fig. 3-4), when replacing parts and subassemblies.



Figure 3-3(1). Parts location, control unit 1A1 (part 1 of 2).

Change 1 3 - 13


Figure 3-3(2). Parts location, control unit 1A1 (part 2 of 2).

Change 2 3-14



Figure 3-4. Parts location, filter assembly 1A1A10.

C h a n g e 1 3 - 1 5

Section IV. Adjustment and Alignment

3-9. Adjustment Procedures

a. Initial Preparation.

(1) Perform removal procedure (para 3-7) to remove control unit 1A1 from the carrying case and expose the printed circuit boards.

(2) Use extender boards obtained from the electronic maintenance kit as necessary for gaining access to board test points and variable resistors.

(3) Perform the preparation for use and the preliminary starting procedure as outlined in TM 11-6625-1826-12. (4) Remove power from the indicator test

(4) Remove power from the indicator test set any time you are removing or replacing boards or extender boards.

(5) Exercise caution as terminals with voltage are exposed during this procedure.

(6) Perform preparation for use procedures as outlined in paragraph 3-3.

b. Test Equipment.

(1) Oscilloscope AN/USM-281A.

(2) Digital Voltmeter, Nonlinear Systems Model X-2.

c. Adjustments.

(1) Locate 15 vdc power supply board 1A1A5 (fig. 3-3③).

(2) Set TEST POINTS switch 1A1S7 to 1.

(3) Connect dvm HI to TEST POINTS 2 and LO to TEST POINTS 8.

(4) Adjust 1A1A5R12 for 15 ± 0.3 vdc.

(5) Locate -15 vdc power supply board 1A1A6 (fig. 3-3(2)).

(6) Disconnect dvm HI and connect to TEST POINTS 3.

3-11. Parts replacement Techniques

All parts are easily accessible and can be replaced without special procedures. The following general precautions apply to the equipment:

a. Use a pencil-type soldering iron with a 55watt maximum capacity to prevent damage to transistors and similar components. If the iron

(7) Adjust 1A1A6R12 for -15 ±0.3 vdc.

(8) Locate integrated circuit power supply, 1A1A7 (fig. 3-3(3)).

(9) Disconnect dvz HI and connect to TEST POINTS 4. (10) Adjust IA1A7R1- for 5.0 ± 1.0 vdc.

(11) Locate 150/250 vdc power supply 1A1A8 (fig. 3-3(3)).

 (12) Disconnect dvm HI and connect to
TEST POINTS 1 (13) Adjust IA1A8R20 for 150 ±3.0 vdc disconnect and remove dvm.

(14) Locate miscellaneous circuits 1A1AS (fig. 3-3(3)).

(15) Set TEST POINTS switch 1A1S7 to 4.

(16) Connect oscilloscope to SCOPE.

(17) Adjust 1A1A3R28 for +5 v amplitude.

(18) Set TEST POINTS switch 1A1S7 to 6.

(19) Adjust 1A1A3R19 for a pulse width of 2.2 ± 0.1 milliseconds.

(20) Set TEST POINTS switch 1A1S7 to 2.

(21) Adjust 1A1A 330 for +2 wolts and

-2 volts amplitude. (22) Adjust !A1A3R44 for a 0.0 \$ 0.3 vdc offsst.

(23) Move oscilloscope probe to J7-i.

(24) Adjust 1A1A3R18 for 20-microsecond pulse width.

(25) Disconnect test equipment and return control unit 1A1 (para 3-8) to the carrying case.

3-10. Alignment

Alignment procedures are not required.

Section V. Repairs

is to be used with alternating current, use an isolating transformer between the soldering iron and the line. Do not use a soldering gun; damaging voltages can be induced in components.

b. When soldering transistor or diode leads, solder quickly; whenever wiring permits, use a heat sink (such as long-nosed pliers) between the soldered joint and the transistor or diode. Use approximately the same lead length and dress as used originally.

c. Wiring diagram information and cable diagrams in figures FO-9 and FO-10 should be referred to as required to insure correct part re-

3-12. Parts Substitution

Do not substitute parts indiscrimingfely. Schstitute parts only when the trouble has been isolated to a specific stage and the defective part has been localized.

Section VI. GENERAL SUPPORT TEST PROCEDURES

3-13. Purpose and Instructions

a. Test procedures contained in this section are to be used for general support maintenance to determine the acceptability of repaired equipment. These procedures set forth specific requirements that repaired equipment must meet before it is returned to the using organization.

b. Perform each test in sequence; do not vary the sequence. For each step, perform all the actions required in the *Control settings* column; then perform each specific test procedure and verify it against the performance standard.

3-14. Test Equipment Required for Testing All test equipment required to perform the testing procedures of this section is listed in table 3-1.

3-15. Test Procedure

General support test procedures are contained in chart 3-8.

Stan		Control exitings	a na na manana ana ana ana ana ana ana a	Performance standard		
No.	Test equipment	Usit uzter test	Test gracedure			
1 2 3	Dvm Scope	FOWER mode switch:OFF	Prepare dvm for use. Prepare scope for use. Place jumper between TEST POINTS 6 and 7.	Paragraph 3-3 Paragraph 3-3		
•		PATTERN: 3 VIDEO SELECT: TD AMPLIFIER SIGNAL: INPUT FIELD OF VIEW: X1 28 VDC: ON 115 VAC 34: ON CAL IND CONTBOLS INPUT: 4 TEST POINTS switch: 1 VIDEO INTENSITY: Fally cw RETICLE INTENSITY: Fally ccw BRIGHTNESS: Fully ccw CONTRAST: Fully ccw				
5			Connect cables W1 and W2 to ac and de power source.			
6		POWER mode switch: STBY		STBY lamp lights. No other lamps light.		
7		POWER mode switch: OPR		OPB lamp lights. STBY lamp extinguishes. No other lamp lights.		
8	Dvm selector: volts		Perform voltage measure- ments in paragraph 8-5c(3); table 3-2, items 1 through 6.	Observe dvm indication.		

Chart 3-3. General Support Test Procedure

Change 2 3-17

	1	Control settings	<mark>landadalah di kapada kindulah di kindupatan sa sisakatan sa sisakatan sa </mark>	an a
ldin.	Tari aqui jimani	Gait autor teas	Pest procedure	Performance standard
9	Dvm selector: Ko	Power moge switch: OFF	Check resistance values, paragraph 3-5c(3); table 3-3, items 6 and 8 through 14.	Obs rve dym indication.
0			Caech continuity as i: paragraph 3-5c(3); table 3-4, items 1 through 26.	Observe dvm indication.
1		TEST POINTS switch: 2 Power made switch: OPR	Connect ascillascope ground to control panel GND; probe to SCOPE.	Observe waveform A. figure 3-2.
12		TEST POINTS switch: 4	Nove oscilloscore probe to J6-g. Move oscilloscope probe to SCORE	Observe waveform A, figure 3-2. Observe wavefore B.
13		TEST POINTS swite 6	Move oscilloscope probe to J5-U. Move oscilloscope probe to	Observe waveform B, figure 2-2. Observe waveform C,
1.A	1	TEST DOINTS amitch &	SCOPE.	figure 3-2.
1.4F		CAL IND CONTRALS	J5-V. Mana agaillagana make to	Aguro 3-2. Observe waveform P
		4.	SCOPE Move ascillascope probe to J8-S.	dgure 3-2. Observe waveform D, figure 3-2.
15			Move ascilloscope probe to J7-i. Move ascilloscope probe to TEST POINTS HORIZ	Observe waveform E, figure 3-2. Observe waveform E, figure 3-2.
16		VIDEO SELECT: TD PATTERN: 4 VIDEO INTENSITY: Fully cw	SYNC and J8-T. Move oscilloscope probe to INP VID. Move oscilloscope probe to J6-e.	Observe waveform F, figure 3–2. Observe waveform F, figure 3–2.
7		CAL IND CONTROLS: 2	Move oscilloscope probe to J8-R.	Observe wavelorm P. figure 3-2.
8		CAL IND CONTROLS: 3	Move ascillascope probe to J8–N.	Observe waveform P, figure 3-2.
9		CAL IND CONTROLS: 1	Move oscilloscope probe to J8—U.	Observe waveform P, figure 3-2.
20			Move oscilloscope probe to VERT SYNC. Move probe to J5–X	Observe waveform G, figure 3-2. Observe waveform G, figure 3-2.
			Note. The revisiner of these tests are ac- complished wate indi- cator test set removed from the case. Refer to paragraph 3-7, section III for removal procedure.	
21		PATTERN: 3	Remove miscellaneous circuit board 1A1A3. Move oscilloscope probe to XA3-6.	Observe waveform G, figure 3-2.
2			Move oscilloscope probe to XA3-18.	Observe waveform E, figure 3-2.

3-18 Change 1

Stop	an shine of a state of the stat	Control octilize		Berthamannen sternaturet
Nas.	Beats continuent	Unit unior cat		
22 28			Move oscilloscope probe to XA3-3. Replace miscellaneous circuit heard 1A1A3. Remove video processor	Observe waveferm I. figure 3–2.
4 11		PATTERN: 5 VIDEO INTENSITY:	1A 1A2. Move cacilloscope probe to XA2-22.	Ghaarve wavafarin I. flauza 3–2.
255		PATTERN: 4		Obger ve wereform M. Agure 3-2 încreases în amplitude.
22		PATTERN: 3		Observe wareform C, figure 3-2; 3.7±0.5 v p-p amplitude.
21		Pattern: 2		Observe waveform E., figure 3–2.
25		PATTERN: 1		Observe wavefarm L. figure 3–2.
			Replace video generator circuit board 1A1A1.	
29			Remove phase A at source.	FAIL lamp lights, OFR lamp entinguishes, STBY lamp lights.
			Raapply removed phase.	FAIL lamp ertinguishes, STBY lamp ertinguishes, OFP lamp lights.
			Set POWER mode and tch to RESET, release.	
30			Ramove phase B at source, and follow test procedure as eutlined in step 29 above.	
31			Remove phase C at source, and follow test procedure as outlined in step 29 above.	
32			Remove phases A and B at source. Plug A phase into B, and B phase into A.	FAIL lamp lights, OFR lamp extinguishes, STBY lamp lights.
			Reapply phases into appropriate positions.	FAIL lamp extinguishes, SIBY lamp extinguishes, OFR lamp lights.
4 5 4			Set FOWER mode switch to RESET, release.	
33			in step 32 for	
34			Follow the procedure in step 32 for phases B and C.	

APPENDIX

REFERENCES

The following publications contain information applicable to the general support maintenance of Test Set, Terrain-Calibration Indicator AN/AAM-33:

DA	Pam 310-4	Index of Technical Manuals, Technical Bulletine, Supply Manuals (types 7. 2 and 9) Supply Bulleting and Lubrication (bulleting
DA.	Pam \$10-7	U. S. Arnov Environment Index of Modification Work Anders
TM	11-5850-241-34/1	DS and GS Maintenance Manual for Detecting Set, Infrared AN/AAS- 24(U).
TM	11-5850-241-34/2(C)	DS and GS Maintenance Manual for Detecting Set, Infrared AN/AAS-24(U).
TM	11-6625-366-15	Organizationzi, DS, GS, and Depot Maintenance Manual for Multimeter TS-353B/U.
TM	11-6625-1708-15	Operator, Organizational, DS, GS, and Depot Mainterance Manual for Oscilloscope AN/USM-281A (Including Repair Parts and Special Tools Lists).
TM	11-6625-1732-12	Oporator and Organizational Maintenance Manual Including Repair Parts and Special Tools Lists for Test Set, Resolution AN/AAM-30; Fixture, Alignment MX-8409/AAS-24; Cable Asserably Set, Electrical MX- 8408/AAS-24; Maintenance Kit, Electronic Equipment MK-1172/AAS- 24.
тм	11-6625-1826-12	Operator and Organizational Main.enance Manual Including Repair Parta and Special Tools Lists for Test Set, Terrain-Calibration Indicator AN/ AAM-33.
TB	SIG 222	Solder and Soldering (TO 31-3-64).

By Order of the Secretary of the Army:

W. C. WESTMORELAND, General, United States Army, Chief of Staff.

Official:

KENNETH G. WICKHAM, Major General, United States Army, The Adjutant General.

Distribution:

To be distributed in accordance with DA Form 12-36 unclassified requirements for Direct/General support avionics maintenance literature for the OV-1A, OV-1B and OV-1C aircrafts.

TUS. GOVERNMENT PRINTING OFFICE: 1872-17-1-987/11

can)

Lauran

20.00 Million 20.00 ORDERATION TOURIST

CONSTRACT TOLEN

1000 - 2000 ACTING

ant disaducent parts

- 35 31300 91000 91000



collige close allagations from collaboration type memotors.

CLOR-CORE MANNING FOR FILM-



8413	9 4	84.9	8 ((BAN)	5 6	0	00 5	BANKD E		
(1000)	PULST PULST PULST	631.698	NACESCO NACESCO Frank	COLON	-	501.03	MEDITALESE VILLENARCE (MURCHART)	601.08	MARLINE MARE LEVEL	13,766
GLACIS CECTUREL CECTUREL CECTUREL CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTURE CECTUREL C	8 	R. ACH. SECHID. RESI GRANDE VELLOW GRADE GRADE (VICLEY) GRAT UNITE	8 4 8 6 7 8 8	BLACK BREWN RED. CRANGE. VELLOW SILLEN BLUE SILLEN SILLEN	i 60 100 1000 1000 1000 1000 1000 1.04 1.04	94.ver. 621.2 623	149 (40000 17000 (40007) 18 1 2 (4005 AG- 9) (4005 AG- 9) (4005 AG- 9) (4005 AG- 9) (4000 (4000) 10 (400	Griguns Grigons Grigons Vielage Unit	8 8 •	101.3- 57048 (

- THE PIRET SIGNIFICANT PIENCE OF THE MESISTANCE (SANDS A THIR & SMALL BE OF REAL WISTIN.) **Based** WEEK VARIALENE

- THE SECOND SIGNIFICANT PICKAE OF THE AGONTA THE MALTIPLIER (THE MELTIPLIER IN THE MALTOR BY WHICH THE THE ALMONDANT FIGURES ARE MALTIPLIER TO YIELD THE MEMMAL REMITANCE VALUE.)
- THE RESISTANCE TOLERANCE.
- E -- WHEN WEED ON CONSIGNATION REDUCTION, DAND E MOLECATES ESTABLISHED RELIAGULTY ANNUNC --DATE LEVEL. ON FILM RESIGNMENT, THIS DAMO MILL BE APOLONISMITLY 1-1/2 THES THE WOTH OF CTHER BANDS, AND INDICATES THE OF TERMINAL. 9646

ALENTANCES INERTHING OF MUMBERS AND LETTERS (THERE ARE NOT COLOR CODED)

Some resistents are identified by thise or four short alfna numeric designations. The letter R is used in place of a social fourt union fractional values of an onis are expresses. For example:

2N7 - 2.7 (HUB 1000 - 10.0 (HUB

FOR WIRE-WOUND-TYPE RESISTORS COLOR CODING IS NOT USED, IDENTI-PIGATION MARNING IS SPECIFIED IN CACH OF THE APPLICABLE SPECIFIC





* # SAND D IS CHITTED, THE RESISTOR TOLERANCE IS \$ 20% AND THE REDISTOR IS NOT HIL-STD.

A. COLOR COCE MARKING FOR MILITARY STANDARD REDISTORS.



caller community the theory of the provide the provided of the community of the caller for an algument of the community for an algument of the community of th A SECULA INDUCTION AND INCOMPATION

TABLE 2 COLOR COUNS FOR THERE AT ENCLOSED R.F. CHOKED.									
	COLCR	Aldah- Falasin Falasin	MATUPLIER	INCOME TARGE TOLERANCE (PERCENT)					
	0.496	•	0						
		â	10	1					
		8	60	8					
		8	LOGO		j				
	THE LONG	4							
		•							
		•							
	ANGUEL	7							
		•							
	Stinits	1							
				20					
				(0)					
	6013	SEXAMAL.	1-GUNT						

ANT MANIFICANT FIGURE - 20 SHERFICANT FIGURE -0101070 19

HULTIPLIER IS THE RETOR BY WHEN THE TWO COLOR FRURES ARE MULTIPLIED TO GETAIN THE MOUCTANCE VALUE OF THE CHOILE COLL.

8. COLOR CODE MARKING FOR MILITARY STANDARD INDUCTORS.





FO-1. Color code for military standard resistors, inductors, and capacitors.





C. COLOR CODE MARKING FOR MILITARY STANDARD CAPACITORS.

FO-1. Color code for military standard resistors, inductors, and capacitors.

	curva			2570						
		60	61	1900	D	0	100	60	CX.50	
8				922					-07-0-10°C	O-MAS
					٠	8	۰			
8	\$ 7 %		325	38%	¢				-107-10-1075	
200		3304			۵		0	100		
1000					8					0-2///
	-							9930		
									-60% -	
6.1			\$9%	\$8%						
	30%	-	30%	-						

THE E 4- TEMPERATURE COMPERSATING, STYLE CC.

2

THE PERSON THE

.

-30

-85

-60

-229

-550

-479

-750

+ 100

-

BRSUN

-

2	30		CAPOCITANCE TOLERANCE				
				Fit to T	•		
0	0	1		220 yur	8		
0	8	Ŵ	21%				
8	8	100	28%	10.20 UUF			
8	8	1,000					
•	٠						
8	8		±8%	±05 uur			
6	6						
7	7						
•	•	0.01					
•	•	1.0	210%				
				1.0 WW			

L. THE MARTIPLIER IS THE MANNER BY WHICH THE THO DISNIFICANT (SIG) FIGURES ARE MARTIPLIED. TO OBTAIN THE GAMPITANCE IN UNF.

2. LETTERS WHITCHT THE OMFACTERISTICS SESIMATED IN APPLICABLE SPECIFICATIONS: MIL-C-S. ML-C-280, ML-C-HET29, AND ML-C-HORSOC RESPECTIVELY.

& LETTERS INDICATE THE TEMPERATURE RANGE AND VOLTIME-TEMPERATURE LIMITS DESIGNATED IN

A TEMPERATURE COEFFICIENT IN PARTS PER MILLION PER DEGREE CENTIORAGE

CSC-78 448-00

F O - 1



FO-2. Overall block diagram.



FO-2. Overall block diagram.

F O - 2





T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0



FO-3(1). Overall schematic diagram, control unit 1A1 (part 1 of 2).



FO-3(1). Overall schematic diagram, control unit 1A1 (part 1 of 2).

F O - 3

EL6625-1826-40-TH-1

NOTES: UNLESS OTHERWISE SPECIFIED

1. DIODES ARE JANIN3612

2. RESISTORS ARE 2 WATTS

3. RESISTANCES ARE IN OHMS

4. CAPACITANCES ARE IN MIGROFARADS

S. VARIABLE RESISTORS ARE VIEWED FROM SHAFT END

6. DESIGNATES DC RETURN 7. PANEL MARKINGS INDICATED WITHIN RECTANGULAR BOX





T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0





FO-3(3). Overall schematic diagram, control unit 1A1 (part 2 of 2).





FO-3(2). Overall schematic diagram, control unit 1A1 (part 2 of 2).

F O - 4



FO-4. Video generator 1A1A1, schematic.

EL6625-1826-40-TM-2

F O - 5



Notes: Unless Otherwise Specified

1. Resistors are 1/4 watt

2. Resistance Values are in ohms

3. For complete reference designator prefix with 1A1A2

EL4IH006

FO-5. Video processor 1A1A2, schematic diagram.

+U. S. GOVERNMENT PRINTING OFFICE: 1978-708-124/68



NOTES: UNLESS OTHERWISE SPECIFIED

FO-6. Miscellaneous circuits 1A1A3, schematic diagram.

1. DIODES ARE JANIN914 2. TRANSISTORS ARE JAN2N2222A 3. RESISTORS ARE 1/4 WATT 4. ALL COILS ARE 10 UH 5. PCTENTIOMETERS ARE 3/4 WATT 6. FOR COMPLETE REFERENCE DESIGNATOR PREFIX WITH 1A1A3

EL6625-1826-40-TM-4

F O - 7



FO-7. Power control 1A1A4, schematic diagram.

PREFIX WITH 1A1A4 OR 1A1A6. EL6625-1826-40-TM-5

F O - 8



NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIODES ARE JANIN3613.
- 2. RESISTORS ARE 1/4 WATT.
- 3. CAPACITORS ARE 500 VOLTS.
- 4. RESISTANCE VALUES ARE IN OHMS.
- 6. REFERENCE DESIGNATION PREFIX 1A1A8, 1A1A3, OR 1A1A4.

FO-8. 150/250-vdc power supply 1A1A8, schematic diagram

5. CAPACITANCE VALUES ARE IN MICROFARADS.

EL6625-1826-40-TM-26



FO-9. Wiring diagram, control unit 1A1 (part 1 of 3).



FO-9(1). Wiring diagram, control unit 1A1 (part 1 of 3).

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL WIRES ARE NO. 22 AWG STRANDED.
- 2. NUMBERS IN PARENTHESIS INDICATE COLOR OF WIRE IN ACCORD.NCE WITH USAS STANDARD C83.1.
- 3. PANEL MARKINGS INDICATED WITHIN RECTANGULAR BOX.
- 4. FOR COMPLETE REFERENCE DESIGNATION, PREFIX WITH 1A1.

E1.6625-1826-40-TM-12 ()

F O - 1 0



FO-9(2). Wiring diagram, control unit 1A1 (part 2 of 3).



FO-9(3). Wiring diagram, control unit 1A1 (part 3 of 3).

T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0



FO-9(3). Wiring diagram, control unit 1A1 (part 3 of 3).

F O - 1 1





F O - 1 2





68

1.13

11 11

10 10

11 11

11 11

N H

<u>|| || ||</u> || ||

11 11

, 11

11 11

H H

1

巉

۲

ŧ

師

14

(e

e.

.

.

1814

1110







T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0

F O - 1 8



T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0

F O - 1 3




61.0000-1000-100-100-100

SHELDED AND JACKED MULTIPLE CONDUCTORS,), ALL, WIRES ARE NO, 22 ANG STRANGED.

2. ALL OTHER CONDUCTORS SHOWN ARE COANIAL CADLE OF

AWERICAL WRE GALLE (AND) STANDARD

T M 1 1 - 6 6 2 5 - 1 8 2 6 - 4 0

15-52-85 END

DATE





